


# R63 INTEL SYSTEM DIAGRAM

01


<b>+3V/+5V S5</b>
PG.36
<b>+1.05V</b>
PG.37
<b>CPU Core</b>
PG.40~41
<b>DDR3L</b>
PG.38
<b>Charge</b>
PG.35
<b>Dis-Charge</b>
PG.39
<b>+VGACORE</b>
PG.42
<b>+1.5 VGA</b>
PG.43
<b>+1.0V/+1.8/ +3 VGA</b>
PG.44



<b>Stackup</b>
<b>TOP</b>
<b>GND</b>
<b>IN1</b>
<b>IN2</b>
<b>VCC</b>
<b>BOT</b>

## Haswell Processor (DMI, PEG, FDI)

## Haswell Processor (CLK, MISC, JTAG)




## Haswell Processor (DDR3)

U24C



U24D

DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B




## CPU SM\_VREF










PROJECT : R63  
Quanta Computer Inc.

Size Custom	Document Number SNB 2/4 (DDR3 I/F)	Rev 1A
Date: Friday, December 21, 2012	Sheet 3 of 44	

## Haswell Processor (POWER)



VDDQ Output Decoupling Recommendations		
330uFx2	7343	BOT socket side
22uFx11	0805	5 on TOP, 6 on BOT inside socket cavity
10uFx10	0805	5 on TOP, 5 on BOT inside socket cavity



**PROJECT : R63**  
Quanta Computer Inc.




Size Custom	Document Number SNB 3/4 (POWER)	Rev 1A
Date: Friday, December 21, 2012	Sheet 4 of 44	



# Haswell Processor (GND)

# Haswell Processor (RESERVED, CFG)

05



## Processor Strapping


The CFG signals have a default value of "1" if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xRESETB de assertion	PEG wait for BIOS training



## CFG[3] (PHYSICAL\_DEBUG\_ENABLED (DFX PRIVACY))

0 Enable; SET DFX ENABLED BIT IN DEBUG  
1, Disable;



## CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled  
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled  
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)  
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled










PROJECT : R63  
Quanta Computer Inc.


Size Custom	Document Number SNB 4/4 (GND)	Rev 1A
Date: Friday, December 21, 2012	Sheet 5 of 44	

Lynx Point (DMI, FDI, PM)


U33C



**CH Pull-high/low(CLE)**




## INT HDMI Detect Function




Lynx Point (DDI)


U33D





PD Res place close to PCH  
PCH to Res routeing 37.5 ohm Impedance.  
Res to connector filter routeing 50ohm Impedance.



DG V0.7 -> 33 ohm  
SCH V0.7 -> 0 ohm




DAC\_IREF (50ohm)  
Trace length < 500 MILS  
Trace spacing = 30 MILS



**System PWR\_OK(CLG)**


7/26 DB Modify







**PROJECT : R63**  
**Quanta Computer Inc.**

Size Custom	Document Number PCH 1/6 (DMI/FDI/VIDEO)	Rev 1A
Date: Monday, December 24, 2012		Sheet 6 of 44

# Lynx Point (HDA, JTAG, SATA)



Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	ACZ_SPKR R569 *1K 4 O+3V
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (Int PU)	R563 *1K 4 PC1_GNT3# 8
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	0 = Disable 1 = Enable	PCH_INVRMEN R389 330K 4 O+3V_RTC
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	GPIO33 R680 *0 4 O+3V
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	0 = Default (weak pull-up 20K) 1 = Default (Int PU)	BBS_BIT0 R613 *1K 4 BBS_BIT0 8
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK	0 = Default (weak pull-up 20K) 1 = Enable	BBS_BIT1 R390 *1K 4 BBS_BIT1 8
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+VCC_HDA_IO R684 *1K 4 ACZ_SYNC
HDA_SDO	Flash Descriptor Security	PWROK	0 = Security Effect (Int PD) 1 = Can be Overriden	ACZ_SDO R693 *1K 4 O+VCC_HDA_IO
GPIO8	RSVD	RSMRST#	Internal PU	R621 *1K 4 BT_OFF# 9,34
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Int PU)	R571 *1K 4 PLL_OVDV_EN 9
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	PCH_SPI_SI R374 *1K 4 O+3V
GPIO62 / SUSCLK	PLL On-Die Voltage Regulator Enable	RSMRST#	0 = Disable 1 = Enable (Int PU)	R564 *1K 4 PCH_SUSCLK 6,31



Vender	Size	P/N
EON	4MB	AKE392N00Q3 EON EN25QH32-104HIP
AMIC	4MB	AKE392N0800 AMIC A25QE32M-F (QE)
Socket		DFHS08FS023

**PROJECT : R63**  
**Quanta Computer Inc.**

Size Custom Document Number PCH 2/6 (SATA/HDA/SPI) Rev 1A

Date: Monday, December 24, 2012 Sheet 7 of 44



# Lynx Point (GPIO,VSS\_NCTF,RSVD)

## Clock Gen Power OK (CLG)

09

+3V\_DEEP\_SUS 6,7,8,10,39  
+3VS5 2,6,7,10,34,36,38,39,42,44  
+3V 2,6,7,8,10,12,13,14,23,24,25,26,27,28,29,30,31,32,33,34,39,40,42,44  
+5VS5 23,29,30,34,36,37,38,39,40,41,42,43,44

## PCH MISC PU / PD

EC\_A20GATE R638 \*10K 4  
EC\_RCIN# R609 \*10K 4  
PCH\_THRMTRIP# R636 \*1K 4

## GPIO Pull-up/Pull-down(CLG)

for D83  
+3V\_DEEP\_SUS  
DGPU\_HOLD\_RST# R610 \*10K 4  
BT\_OFF# R622 \*10K 4  
10/14: SI modify  
GPIO35 R649 \*10K 4  
SIO\_EXT\_SMI# R694 \*10K 4  
GPIO70 R364 \*10K 4  
GPIO71 R371 \*10K 4  
ODD\_PRNT# R R689 \*10K 4  
DGPU\_PWROK R677 \*10K 4  
Power already stuffed.  
GPIO49 R653 \*10K 4  
DGPU\_PWROK R678 \*10K 4  
10/12: SI modify  
LAN\_DISABLE# R R362 \*10K 4  
GPIO27 R578 \*10K 4  
10/17: SI modify Del R577

## MFG-TEST

MFG MODE R567 \*10K 4  
R568 \*10K 4

## Swap GPIO

0 = SGPIO  
1 = Default  
+3V  
S\_GPIO R646 \*1K 4  
R645 \*10K 4

for D83

+3V\_DEEP\_SUS  
RF\_OFF# R572 \*1K 4  
Intel ME Crypto Transport Layer  
Security (TLS) cipher suite  
Low = Disable (Default)  
High = Enable

## BIOS\_RESP

R632 \*10K 4 TEST\_SET\_UP R650 \*10K 4  
+3V  
SV\_SET\_UP  
High = Strong (Default)

## SV Detect

0 = SV Detect  
1 = Default  
10/17: SI modify  
R574 \*100K 4  
SV\_DET R575 \*10K 4  
+3V\_DEEP\_SUS  
for D83

## GPIO36 Internal PD

DGPU\_PWR\_EN\_R R582 \*1K 4  
+3V

## SATA3GP/GPIO37 TLS Confidentiality

0 = TLS no confidentiality (Int PD)  
1 = TLS with confidentiality  
FDI\_OVRVLTG R584 \*1K 4  
+3V


## GFX Present

Rb R652 \*100K 4 DGPU\_PRNTW Ra R615 \*10K 4  
+3V  
SG UMA  
Stuff Ra Rb  
NC Rb Ra




PROJECT : R63  
Quanta Computer Inc.


Size Custom Document Number PCH 4/6 (GPIO/MISC) Rev 1A  
Date: Monday, December 24, 2012 Sheet 9 of 44




GPIO27  
With Intel LAN:  
Connect to LANWAKE# pin on the LAN  
Without Intel LAN:  
Used to wake event from DSW



10/16: SI modify



12/11: PV Modify  
12/02: Pre PV Modify




10/15: SI modify

www.aitech1.ru



## BOARD ID SETTING

Model	BOARD_ID5	BOARD_ID4	BOARD_ID2	BOARD_ID1	BOARD_ID0
DB R63 UMA			0	0	0
DB R63 DIS			0	0	1
SI R63 UMA			0	0	0
SI R63 DIS			0	0	1
PV R63 UMA			1	0	0
PV R63 DIS			1	0	1




for D83  
+3V\_DEEP\_SUS

POWER




## POWER

[illegible]


12/17: PV change pn

SI change for DEEP S3


# Lynx Point (GND)




# Lynx Point (GND)




## Green CLK Circuitry





	U36 P/N
UMA	AL3NB244000
DIS	AL000314000











**MLPS Implementation**

- Connect GPIO\_28 to 10K pulldown to enable MLPS
- If any of PS\_0/1/2/3 is not used, leave "no connect"
- R<sub>pu</sub>, R<sub>pd</sub> and C must be properly populated per tables below
- Place MLPS circuit components as close to the ASIC as possible
- Total DC resistance of traces between PS pin and C should be less than 2 ohms
- Total capacitance should be less than 100pF. Resistors should be of +/-1% tolerance

**Capacitor Lookup Table**

C (nF)	0h(5A)
680	00
82	01
10	10
NC	11

**Resistor Divider Lookup Table**

R <sub>pu</sub> (Ohm)	R <sub>pd</sub> (Ohm)	0h(5A)
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3340	5630	101
3400	10000	110
4750	NC	111

**MLPS Circuit**

PS_0[3:1]	romidfg[2:0]	Memory aperture size or ROM type select: If bios_rom_en = 0, romidfg[2:0] define memory aperture size If bios_rom_en = 1, romidfg[2:0] define ROM type	xxx	gpio_13 gpio_12 gpio_11
PS_0[4]	n/a	Reserved	1	gpio_vsync
PS_1[1]	blf_gen3_en_a	PCIe Gen3 capability: 1=Gen3 supported, 0=Gen3 not supported	x	gpio_2
PS_1[2]	blf_clk_pm_en	PCIe CLK PM capability: 1 = CLKREQ supported	x	gpio_8
PS_1[3]	n/a	Reserved		gpio_clk
PS_1[4]	tx_pwrn_slv	PCIe Tx power savings: 0=50% swing, 1=full swing	x	gpio_3
PS_1[5]	tx_deemph_en	PCIe Tx de-emphasis: 1=Tx de-emphasis enabled	x	gpio_1
PS_2[1]	n/a	Reserved		n/a
PS_2[2]	n/a	Reserved		n/a
PS_2[3]	bios_rom_en	Enable external BIOS ROM: 1=External ROM connected	x	gpio_22
PS_2[4]	vga_dis	VGA disable: 1=Disable the GPU as the system's VGA controller	0	gpio_9
PS_2[5]	n/a	Reserved		n/a
PS_3[1]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[2]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[3]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[5]	aud_port_cp[2] aud_port_cp[1] aud_port_cp[0]	3-bit field indicating number of audio-capable display outputs	xxx	n/a

**BIT5 => BIT1**


PS0 => 11001

PS1 => 00001

PS2 => 00000

PS3 => 11000

VENDOR	R231	R232
HYNIX 2G	NA	4.75K
MICRON 2G	8.45K	2K
SAM 2G	4.53K	2K
HYNIX 1G	6.98K	4.99K
MICRON 1G	4.53K	4.99K
SAM 1G	3.24K	5.62K




PS[BIT3:0] => 0x11	ID	Memory Type	Configuration	PN	Channel Size
000	0				
001	1				
010	2				
011	3				
100	4				
101	5				

14,16,18,19,44 +1.0V\_VGA +1.0V\_VGA


11,16,18,19,44 +1.8V\_VGA +1.8V\_VGA

17,18 +3V\_DELAY +3V\_DELAY


For Mars/ Sun  
Change La, Lb  
Bead to 0 ohm






Memory Type	
DDR3	27-MHz ( $\pm 30$ ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.
GDDR5	27-MHz (3.3 V) oscillator connected to XO_IN, and 100-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not be spread since internal spreading is used.)



Debug only  
For clock observation,  
if not needed, DNI  
route 50ohms  
single-ended/  
100ohms diff and keep short



14,18,19,44 +1.0V\_VGA +1.0V\_VGA  
11,15,18,19,44 +1.8V\_VGA +1.8V\_VGA




## Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0	
0	128M	0	0	0	+VGA_CORE
0	256M	0	0	1	+VGA_CORE
0	64M	0	1	0	+1.5V_VGA
0	32M	0	1	1	+1.5V_VGA
0	512M	1	0	0	+3.3V_Delay
0	1G	1	0	1	+1.8V_VGA
0	2G	1	1	0	+1.8V_VGA
0	4G	1	1	1	

It is a shared pin strap with CONFIG[2:0] if BIOS\_ROM\_EN is set to 0.


CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				Default Setting
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (STD) 101 - 1Mbit M25P10A (STD) 101 - 1Mbit M25P10A (STD) 101 - 4Mbit M25P40 (STD) 101 - 512Kbit M25P05A (Chingis) 101 - 1Mbit M25P10A (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYN	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP2 AUD_PORT_CONN_PINSTRAP1 AUD_PORT_CONN_PINSTRAP0	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX

## Power Up/Down Sequence




PROJECT : R63  
Quanta Computer Inc.

Size Custom	Document Number THAMES_LVDS / STRAP	Rev 1A
Date: Friday, December 21, 2012	Sheet 17 of 44	




Size Custom	Document Number <b>THAMES_Power &amp; BACO</b>	Rev 1/A
Date: Friday, December 21, 2012	Sheet 18 of 44	







## CHANNEL A: 256MB/512MB DDR3




PROJECT : R63  
Quanta Computer Inc.


Rev 3A  
Date: Friday, December 21, 2012 1 Sheet 21 of 44



## CRT PORT




## HOLE



## FAN hole




## PCH BKT




Nut PN:MBUL1001010


## CPU BKT




## VGA BKT



## THERMAL BKT







## KB lock



PROJECT : R63  
Quanta Computer Inc.

Size	Document Number	Rev
Custom	CRT.Hole	1A
Date: Friday, December 21, 2012	Sheet 23 of 44	



NB5


Size	Custom
------	--------

Document Number <b>RTD2136</b>	Rev <b>1A</b>
-----------------------------------	------------------

Date: Friday, December 21, 2012	Sheet 24 of 44
---------------------------------	----------------




## EMI request






7,23,28,29,32,33,34,39 +5V  
23 +5V\_HDMIC  
2,6,7,8,9,10,12,13,14,23,24,25,27,28,29,30,31,32,33,34,39,40,42,44 +3V




## close to HDMI conn



## Close to HDMI Connector




## 10/14: SI for EMI request



PROJECT : R63  
Quanta Computer Inc.

Size Custom Document Number HDMI CONN Rev 1A  
Date: Friday, December 21, 2012 1 Sheet 26 of 44

8 CLK\_PCIE\_REQ2# CLK\_PCIE\_REQ2# R448 10 4/S CLK\_PCIE\_REQ2# R



SP1	SD D1	MS D1
SP2	SD D0	MS D0
SP3	SD CLK	MS D0
SP4	SD CMD	MS D2
SP5	SD D3	MS D3
SP6	SD D2	MS CLK
SP7	SD WP	MS BS

Share Pin

Close to chip pin

Close to chip pin


12/13: PV modify

SD D0	C596	5.6P/16V 4
SD D1	C596	5.6P/16V 4
SD D2	C610	5.6P/16V 4
SD D3	C605	5.6P/16V 4


8/21 DB Modify

RTS5227 AV12 R784 10 4/S RTS5227 DV12S

SD / MMC  
CARD READER



Change footprint to  
sdcard-psdbtc-09glbs1nn4h3-11p




2,6,7,9,10,34,36,38,39,42,44 +3VS5  
2,6,7,8,9,10,12,13,14,23,24,25,26,28,29,30,31,32,33,34,39,40,42,44 +3V  
+3VCARD




PROJECT : R63  
Quanta Computer Inc.

Size Custom	Document Number RTS5229 & CR SOCKET	Rev 1A
Date: Friday, December 21, 2012	Sheet 27 of 44	

## Close to PIN1






## TO Digital MIC




Close to Pin 34,35,36

PD#




&gt;40mils trace




10/14: SI modify

10/18: Change PN for HP request




Vset=1.242V


Analog



10/5: SI for library modify



10/11: SI for reserve




Close to Pin 13


Check layout  
mount location

Close to CODEC

Speaker 4 ohm: 40mils




TO Internal Speakers





Close to CODEC










place to near U37 or under U37.

PROJECT : R63  
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Azalia ALC3227	1A
Date: Friday, December 21, 2012	Sheet 28 of 44	








Size Custom	Document Number <b>RTL 8105E/RJ45</b>
----------------	--


Date: Friday, December 21, 2012	Sheet 30 of 44
---------------------------------	----------------






## KEYBOARD Con.




### SATA\_LED



### KEYBOARD PULL-UP




### 12/20 PV modify PWR\_LED




9/15 SI for H/W.

EC KB3930 has included K/B pull-up resistor and function




www.aitech1.ru

## POWER BUTTON CONNECT





1. +3VPCU(LIDSWITCH PWR)
2. +3VPCU(LIDSWITCH PWR)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND



## TOUCH PAD Con.

change to +3VSUS  
close conn



4.7,9,11,25,31,34,35,36 +3VPCU

7,23,26,29,33,34,39 +5V

2,6,7,8,9,10,12,13,14,23,24,25,26,27,28,29,30,31,33,34,39,40,42,44 +3VSUS


+3V



PROJECT : R63  
Quanta Computer Inc.


Size	Document Number	Rev
Custom	LED/KB/SW/TP	1A
Date: Friday, December 21, 2012	Sheet 32 of 44	

## CPU FAN





## SATA HDD CONNECTOR


33




## SATA ODD CONNECTOR



follow INTEL DG change eject PU to +3V.



High : ODD power down  
Low : ODD power on



2,6,7,8,9,10,12,13,14,23,24,25,26,27,28,29,30,31,32,34,39,40,42,44  
4,7,9,11,25,31,32,34,35,36  
7,23,26,28,29,32,34,39  
35,39,44

+3V  
+3VPCU  
+5V  
+12VALW




PROJECT : R63  
Quanta Computer Inc.


Size Custom Document Number HDD/ODD/FAN Rev 1A  
Date: Friday, December 21, 2012 Sheet 33 of 44



34



NB5




Rev  
1A



Size Custom	Document Number <b>3/5VPCU(RT8243A)</b>	Rev 1A
Date: Friday, December 21, 2012	Sheet 36 of 44	






www.aitech1.ru



**PROJECT : R63**  
**Quanta Computer Inc.**


Size Custom	Document Number <b>1.05V(RT8228BZ)</b>	Rev 1A
Date/Fri, Dec 21, 2012	Sheet 37 of 44	

+1.35V +/- 5%  
Continue current:6A/8A  
Peak current:10A/12A  
OCP minimum:12A/15A




Location	Value	P/N	QCP
DQ	A0N7702A	BAM77020001	12A
	A0N7202	BAM72020001	15A
Location	Value	P/N	QCP
DB	120K	CS41202FB17	12A
	76.8K	CS37682FB00	15A

+1.5V +/- 5%  
Continue current:0.3A  
Peak current:0.75A  
OCP current:1.2A




**PROJECT : R63**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>DDR3L(APW8819)</b>	Rev 1A
Date/Fri, Dec 21, 2012	Sheet 38 of 44	





**PROJECT : R63**  
**Quanta Computer Inc.**

Size Custom	Document Number Dis-charge IC (G5934)	Rev 1.
Date/Friday, December 21, 2012	Sheet 39 of 44	




CPU	<b>PC128</b>
37W	CH733RY8802
47W	CH756RM8802

 <b>NB5</b>	<b>PROJECT : R63</b> <b>Quanta Computer Inc.</b>		
	<b>Size</b> Custom	<b>Document Number</b> CPUCORE (NCP81103)	<b>Rev</b> 1
	Date: Friday, December 21, 2012   Sheet 40 of 44		



For 37W CPU  
Dummy these components

+VCC\_CORE 4,40

 <b>NB5</b>	<b>PROJECT : R63</b> <b>Quanta Computer Inc.</b>		
	Size Custom	Document Number <b>NCP81151</b>	Rev 1A
D:\May, December 21, 2012 1 Sheet 41 of 44			

# VGA Core

42

+VGA\_CORE 18,34,44

GPIO12 GPIO16 GPIO15 Thames XT

PWRCNTL4	PWRCNTL3	PWRCNTL1	V-CORE
0	1	0	1.0V
1	0	0	0.9V
1	0	1	0.875V

Default


GPIO10 GPIO12 GPIO16 GPIO20 GPIO15 Mars XT


PWRCNTL5	PWRCNTL4	PWRCNTL3	PWRCNTL2	PWRCNTL1	V-CORE
0	1	1	1	1	1.125V
1	0	0	0	0	1.100V
1	0	0	0	1	1.075V
1	0	0	1	0	1.050V
1	0	0	1	1	1.025V
1	0	1	0	0	1.000V
1	0	1	0	1	0.975V
1	0	1	1	0	0.950V
1	0	1	1	1	0.925V
1	1	0	0	0	0.900V
1	1	0	0	1	0.875V
1	1	0	1	0	0.850V
1	1	0	1	1	0.825V
1	1	1	0	0	0.800V

Default

Mars (25W)


+VGA\_CORE  
Continue current: 25A  
Peak current: 30A  
OCP minimum: 33A  
L-L=0mV/A







VGA TYPE	R2 Value	P/N	1.0V_VGA
Thems	10K	CS31002FB26	1.0V
MARS	11.3K	CS31132FB07	0.95V


**+0.95V +/- 3%**  
**Countinue current:2A**  
**Peak current:3A**  
**OCP minimum:4A**



**1.8V +/- 3%**  
**Countinue current:2A**  
**Peak current:3A**  
**OCP minimum:4A**



— +1.8V\_VGA 11,15,16,18,19  
 — +1.0V\_VGA 14,16,18,19  
 — +3V\_VGA 14,18



**PROJECT : R63**  
**Quanta Computer Inc.**

Size Custom	Document Number +VGACORE (RT8208/1.8V)	Rev 1A
Date: Friday, December 21, 2012	Sheet 44 of 44	